

BTA20 Series

20A TRIACs

SNUBBERLESS™

Table 1: Main Features

Symbol	Value	Unit	
I _{T(RMS)}	20	Α	
V _{DRM} /V _{RRM}	600 and 700	V	
I _{GT (Q1)} (max)	35 and 50	mA	

DESCRIPTION

The **BTA20 BW/CW** triac family are high performance glass passivated chips technology.

The snubberless concept offer suppression of RC network and it is suitable for application such as phase control and static switching on inductive or resistive load.

Thanks to their clip assembly technique, they provide a superior performance in surge current handling capabilities.

By using an internal ceramic pad, the BTA series provides voltage insulated tab (rated at 2500V_{RMS}) complying with UL standards (File ref.: E81734).




Table 2: Order Codes

Part Numbers	Marking
BTA2 <mark>0-600BW</mark> RG	BTA20-600BW
BTA20-600CWRG	BTA20-600CW
BTA20-700BWRG	BTA20-70 <mark>0BW</mark>
BTA20-700CWRG	BTA20-700CW

Table 3: Absolute Maximum Ratings

Symbol	Parameter		Value	Unit		
I _{T(RMS)}	RMS on-state current (full sine wave) T _c = 70°C			20	Α	
ITOM	Non repetitive surge peak on-state	F = 50 Hz	t = 10 ms	210	Α	
ITSM	current (full cycle, T _j initial = 25°C)	F = 60 Hz	t = 8.3 ms	200		
l ² t	I't Value for fusing	t _p = 10 ms		200	A ² s	
	Critical rate of rise of on-state current	Repetitive	TLE	20	C.	
dl/dt	$I_G = 500 \text{ mA } dI_G/dt = 1 \text{ A/}\mu\text{s}$	F = 50 Hz	T _j = 125°C		A/µs	
		Non repetitive		100		
V _{DSM} /V _{RSM}	Non repetitive peak off-state voltage	t _p = 10 ms	T _i = 25°C	V_{DSM}/V_{RSM}	٧	
VDSM/ VRSM	Non repetitive peak on-state voltage	t _p = 10 1113	1, = 23 0	+ 100	v	
I _{GM}	Peak gate current	t _p = 20 μs	T _j = 125°C	4	Α	
V _{GM}	Peak positive gate voltage $t_p = 20 \mu s$			16	٧	
P _{G(AV)}	Average gate power dissipation $T_j = 125^{\circ}C$			1	W	
T _{stg}	Storage junction temperature range			- 40 to + 150	Ŝ	
Tj	Operating junction temperature range - 40					

February 2006 REV. 2 1/6

Tables 4: Electrical Characteristics ($T_j = 25$ °C, unless otherwise specified)

Symbol	Test Conditions	Quadrant		BTA	A20	Unit	
Symbol Test Conditions		Quaurant		BW	CW	O.IIIC	
I _{GT} (1)		ALL	MIN.	2	1	mA	
'GI (')	$V_D = 12 V$ $R_L = 33 \Omega$	ALL	MAX.	50	35	ША	
V _{GT}		ALL	MAX.	1.	.5	V	
V_{GD}	$V_D = V_{DRM}$ $R_L = 3.3 \text{ k}\Omega$ $T_j = 125^{\circ}\text{C}$	ALL	MIN.	0.	.2	V	
I _H (2)	I _T = 500 mA gate open		MAX.	75	50	mA	
		1-111	TYP.	50	-		
I _L	$I_{G} = 1.2 I_{GT}$		TIF.	90	/ -	mA	
		1 - 11 - 111	MAX.	-	80		
dV/dt (2)	V _D = 67 %V _{DRM} gate open	T _i = 125°C	TYP.	750	500	V/µs	
u v/ut (2)	VD = 07 /0 VDRM gate open	1] = 120 0	MIN.	500	250	ν/μ3	
(d\//dt)c (2)	(dl/dt)c = 20 A/ms	T _i = 125°C	TYP.	36	22	V/µs	
(u v/ut)c (2)	(dl/dt)c = 20 A/ms	1j = 125 C	MIN.	18	11	v/µ5	

Table 5: Static Characteristics

Symbol		Test Conditions			Value	Unit
V _{TM} (2)	I _{TM} = 28 A	t _p = 380 μs	T _j = 25°C	MAX.	1.70	V
I _{DRM}	V _{DRM} = V _{RRM}		$T_j = 25^{\circ}C$	MAX.	10	μΑ
I _{RRM}	$v_{DRM} = v_{RRM}$	A .	T _j = 125°C	WAX.	3	mA


Note 1: minimum I_{GT} is guaranted at 5% of I_{GT} max. Note 2: for both polarities of A2 referenced to A1.

Table 6: Thermal resistance

Symbol	Parameter	Value	Unit
R _{th(j-c)}	Junction to case (AC)	2.1	°C/W
R _{th(j-c)}	Junction to case (DC)	2.8	C/VV
R _{th(j-a)}	Junction to ambient	60	°C/W

577

Figure 1: Maximum power dissipation versus RMS on-state current (full cycle)



0 5 10 15 20

Figure 2: Correlation between maximum RMS power dissipation and maximum allowable temperatures (Tamb and Tcase) for different thermal resistances heatsink + contact




Figure 3: RMS on-state current versus case temperature (full cycle)




Figure 5: On-state characteristics (maximum values)




Figure 4: Relative variation of thermal impedance versus pulse duration





Figure 6: Non repetitive surge peak on-state current versus number of cycles



577

Figure 7: Non-repetitive surge peak on-state current for a sinusoidal pulse with width $t_p < 10 \text{ ms}$ and corresponding value of l^2t




Figure 8: Relative variation of gate trigger current and holding current versus junction temperature




Figure 9: Ordering Information Scheme




Table 7: Product Selector

Part Numbers	Volta	Voltage (xxx)		Type	Package
Tart Hambers	600 V	700 V	Sensitivity	TPO	N I dekage
BTA20-xxxBWRG	X	X	50 mA	Snubberless	TO-220AB Ins.
BTA20-xxxCWRG	X	X	35 mA	Onabbeness	TO ZZOAD IIIS.

4/6

DIMENSIONS Millimeters REF. Inches Тур. Typ. Min. Max. Min. Max. 15.20 15.90 0.598 0.625 Α В 0.147 a1 3.75 ØΙ 14.00 0.511 a2 13.00 0.551 L В 10.00 10.40 0.393 0.409 0.61 0.88 0.024 0.034 b1 1.23 1.32 0.048 0.051 b2 14 С 4.40 4.60 0.173 0.181 0.49 0.70 0.019 0.027 c1 c2 а1 2.72 0.094 0.107 c2 2.40 2.40 2.70 0.094 0.106 е 6.60 0.244 6.20 0.259 3.75 3.85 0.147 0.151 ØI M b1 15.80 16.40 16.80 0.622 0.646 0.661 14 2.65 2.95 0.104 0.116 L 12 1.14 1.70 0.044 0.066 1.14 1.70 0.044 0.066 13 0.102 М 2.60

Figure 10: TO-220AB Insulated Package Mechanical Data

Table 8: Ordering Information

Ordering type	Marking	Package	Weight	Base qty	Delivery mode
BTA20-600BWRG	BTA20-600BW				
BTA20-600CWRG	BTA20-600CW	TO-220AB Ins.	2.3 g	50	Tube
BTA20-700BWRG	BTA20-700BW	10-220AB IIIs.	2.5 g	30	Tube
BTA20-700CWRG	BTA20-700CW				



Table 9: Revision History

Date	Revision	Description of Changes
Sep-2001	1A	First issue.
08-Feb-2006	2	TO-220AB Ins. delivery mode changed from bulk to tube.





Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners

© 2006 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America www.st.com

6/6

